IC Layout Engineer Resume

[First Name] [Last Name]

Contact Address: [street]

[Country] [City] [State/Province] [Zip Code]

Contact Number: (012)-345-6789

Email Address: [[email protected]]

Stand out with Creative Resume templates guaranteed to give you an edge. Create Modern Resume or Google Docs Resume in minutes. Find out more regarding how to build a resume. Impress you future employer. Also, read inspiring Career Blog gives an inside view of work and workplace culture.

Career Objective:

A candidate with a bachelor’s degree in electrical engineering and sound knowledge about working for analog design, IC layouts and IO circuits, seeks a challenging role as an IC layout engineer in a reputed electrical company.

Summary of Skills:

  • Comprehensive knowledge of designing analog and mixed signal layout, IO circuits, and verification tools
  • In-depth knowledge of VLSI Design, standard EDA tools, and RF Analog & Mixed Signal processing techniques
  • Extensive knowledge of designing various layouts by using CMOS standard processes
  • Sound knowledge of matching resistors, debugging DRC, and managing layout design
  • Familiar with Cadence, GPIO, designing floor plan, and LVDS
  • Excellent communication skills and has the ability to work independently
  • Sound knowledge of basic computer applications and other software applications

Work Experience:

Organization: Electrical Inc, Boston
June 2012 till date
Designation: IC Layout Engineer

  • Handle the tasks of designing custom layout of transistor by following the standard procedures of IC layout
  • Perform responsibilities of developing design specifications of electrical constraints and electro-migration layout
  • Assigned the tasks of guiding junior layout designers in designing software IC layout
  • Responsible for coordinating with design engineers to ensure that the designed layout of electrical chips meets the standard guidelines
  • Handle responsibilities of updating IC design to the senior engineer for verification
  • Responsible for developing custom IC layout by utilizing Cadence layout tools

Organization: OEM Engineer Group, Boston
April 2010 – May 2012
Designation: Junior IC Layout Engineer

  • Assigned the tasks of assisting senior IC layout engineer in generating quality layouts following by following the standard methods
  • Handled responsibilities of explaining the logic symbol and the hierarchical structures of the produced design
  • Performed the tasks of developing IC layout from scratch as well as verified IC by using CAD tools
  • Assigned responsibilities of troubleshooting layout issues to achieve standard IC design
  • Performed the task of developing multi-dimensional layouts under the guidelines of senior IC layout engineer
  • Handled responsibilities of monitoring semiconductor devices by coordinating with design engineers

Educational Qualification:

Bachelor of Science in Electrical Engineering
Boston University in the year 2009


Will be pleased to provide upon request.